Architect of the Bits World: Masked Autoregressive Modeling for Circuit Generation Guided by Truth Table

Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment